Home

Produkte

Schirner GunarWehrmeister Marco Aurélio

System Level Design from HW / SW to Memory for Embedded Systems

5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, Foz do Iguaçu, Brazil, November 3–6, 2015, Proceedings

AutorSchirner GunarWehrmeister Marco Aurélio
QuelleSonstige Datenquellen
ISBN978-3-319-90022-3
Lieferbarkeitlieferbar
KatalogisatBasiskatalogisat
VerlagSpringer International Publishing
Erscheinungsdatum17.04.2018
Buch | Gebunden
53,49 €
inkl. 7% MwSt.

Beschreibung (Langtext)

This book constitutes the refereed proceedings of the 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, held in Foz do Iguaçu, Brazil, in November 2015.



The 18 full revised papers presented were carefully reviewed and selected from 25 submissions. The papers present a broad discussion on the design, analysis and verification of embedded and cyber-physical systems including design methodologies, verification, performance analysis, and real-time systems design. They are organized in the following topical sections: cyber-physical systems, system-level design; multi/many-core system design; memory system design; and embedded HW/SW design and applications.





Weitere Titel wie 'System Level Design from HW / SW to Memory for Embedded Systems'

Buch | Gebunden
29,00 €
inkl. 7% MwSt.
Zenkel Ulrich
Buch | Gebunden
65,00 €
inkl. 7% MwSt.
Buch | Kartoniert
89,99 €
inkl. 7% MwSt.
Buch | Kartoniert
29,00 €
inkl. 7% MwSt.